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Abstract—Hierarchical Temporal Memory (HTM) is a
biomimetic machine learning algorithm imbibing the structural
and algorithmic properties of the neocortex. Two main functional
components of HTM that enable spatio-temporal processing are
the spatial pooler and temporal memory. In this research, we ex-
plore a scalable hardware realization of the spatial pooler closely
coupled with the mathematical formulation of spatial pooler. This
class of neuromorphic algorithms are advantageous in solving a
subset of the future engineering problems by extracting non-
intuitive patterns in complex data. The proposed architecture,
Non-volatile HTM (NVHTM), leverages large-scale solid state
flash memory to realize a optimal memory organization, area
and power envelope. A behavioral model of NVHTM is evalu-
ated against the MNIST dataset, yielding 91.98% classification
accuracy. A full custom layout is developed to validate the design
in a TSMC 180nm process. The area and power profile of the
spatial pooler are 30.538mm2 and 64.394mW, respectively. This
design is a proof-of-concept that storage processing is a viable
platform for large scale HTM network models.
I. INTRODUCTION
H IERARCHICAL temporal memory (HTM) is abiomimetic machine learning algorithm, designed
with the aim of capturing key functional properties of the
mammalian brain’s neocortex to solve pattern recognition
problems. HTM theory was originally proposed by Jeff
Hawkins in [1], and subsequently formalized in [2], [3]. Since
its inception, HTM has evolved as a machine intelligence
algorithm with its core being a cortical learning algorithm
(CLA) [4], [5], [6]. Given spatio-temporal data, HTM can use
learned representations to perform a type of time-dependent
regression[7]. Few applications that have shown promise in
this area include predicting taxi passenger counts [8], and
anomaly detection in streaming data.
In its most recent theoretical formulation, HTM consists
of two main functional units: a spatial pooler(SP) and a
temporal memory (TM). These two substructures model the
spatial and temporal patterns within data, respectively. The
SP is responsible for mapping an input data on to a sparse
distributed representation and the TM is responsible for learn-
ing sequences and making predictions. When combined, they
form what is referred to as a “region”. An HTM region,
depicted in Fig. 1, consists of multiple columns (SP). Each
column consists of four cells (TM). These cells use proximal
dendrites to connect the feedforward input, via synapses, to a
column. There are distal segments which connect cells within
a region. Regions may be connected hierarchically to form
Region
Column
Cell
n
Fig. 1. Example HTM region, consisting of a 6× 7 column space (n×m);
each column is composed of 4 cells. Columnar computation is handled by the
spatial pooler, and cellular-level operations occur within the temporal memory.
larger systems. A region may be theoretically n-dimensional
in size. For more structural details of HTM, please refer to
[9].
The focus of this research is on the SP, which maps
encoded input (referred to as an “input region”) into a higher-
dimensional space. Output generated by an SP region is an
N-dimensional sparse binary vector or a sparse distributed
representation (SDR) [10]. Spatial pooling is decomposed
into three phases: namely, overlap, inhibition, and learning.
Overlap computes the number of active-connected synapses
on a column’s proximal segment: the set of synapses mapping
the input region onto the column. A synapse is considered
to be connected if it’s permanence (or weight) is above a
fixed threshold and active if it is connected to an active input.
Inhibition prunes the set of columns with proximal segments
above the overlap threshold to obey the SDR constraint. Fi-
nally, learning rules are employed to enforce fairness amongst
columns (boosting), and to train proximal segments to model
patterns in the input region.
CLA was discussed in the literature, with emphasis placed
on acceleration methods [11], [12], noise resilience [7], [10], in
addition to anomaly detection applications [13]. Despite these
efforts, hardware implementations of CLA are still scarce: the
same is true for Zeta [14]. This is due in part to volatility
of the algorithmic formulation. HTM CLA is studied, in part,
in [6], [15]. In this work emphasis is placed on studying the
existing CLA models for hardware realization.
Following Numenta’s official CLA white paper [6], HTM
has seen growth in research interest. For instance, a multi-
core software-based CLA was presented in [12]. Zhou and
Lou designed a C-based many-core implementation that lever-
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2aged the Adapteva hardware platform [11]. In the work of
Liddiard et al., SP was implemented and evaluated using
pseudo-sensory data [16]. However, the analysis was lacking
with regard to specificity in the methodology; a non-standard
dataset was presented and not characterized in depth. Vyas
and Zaveri presented a verilog implementation of SP [17].
More recently, Zyarah designed a 2D mesh architecture that
modeled many concepts of CLA and resulted in significant
speedup over a matlab-based software implementation [18].
These architectures share some commonalities, and primarily
focused on performance scaling, but discussions regarding
hardware scalability are lacking. More recently, CLAASIC,
a 16-core packet-switched 2D torus network was developed to
model CLA [19]. However, as with the previously mentioned
models, online learning was not proposed.
In this research, we explore a nonvolatile memory-centric
design for realizing the spatial pooler. As dynamic random
access memory (DRAM) is reaching its scaling limits, semi-
conductor technology roadmap projections show that it will
likely be replaced by other emerging nonvolatile memories
such as spin-transfer torque magnetoresistive random access
memory, resistive random access memory, or phase-change
memory. Therefore, it is timely to investigate a nonvolatile
memory centric processing approach for these systems [20],
[21], [22]. Moreover in the future, it is expected that large in-
formation processing systems will move from message passing
interface to memory-centric programming models, as network
latencies improve. In the current market, a non-volatilve mem-
ory (NVM), such as flash, provides the optimal balance of cost,
performance and energy for the data store in this data-centric
architecture. To increase compute parallelism, concurrency
(more parallel threads), and minimize data movement and co-
locate HTM close to memory, we study flash within solid-state
drives (SSD).
In general, this research falls under a broader umbrella of
neuromorphic computing. The thesis of modern neuromorphic
computing is that if the key principles of brain functionality
can be formulated and emulated in a hardware platform, we
will be capable of solving a subset of the challenging future
engineering problems by extracting non-intuitive patterns in
complex data. Exploiting non-volatile memory designs for
these systems is a natural choice. Few explorations of neuro-
morphic algorithms were shown in TrueNorth [23], NeuroGrid
[24], and BrainScales [25], architectures, where the synaptic
memory is placed adjacent to the neuron circuits. Overall chip
architecture will have multiple neuro-synaptic cores which
communicate using different asynchronous and synchronous
processing. However, the proposed HTM spatial pooler ar-
chitecture takes a different approach, where the hardware
design is custom tuned for the spatial pooler algorithm while
exploiting the nonvolatile memory.
The aim of this work is to explore a pragmatic architecture
for the HTM spatial pooler and evaluate its ability to scale
with respect to classification performance, memory limitations,
latency, area, and power consumption. The remainder of this
work is structured as follows: In Section II, a hardware-
amenable mathematical formulation of the CLA SP is de-
scribed. Microarchitecture for a storage processor unit (SPU)
implementation, namely Non-volatile HTM (NVHTM), is dis-
cussed in Section III. NVHTM is evaluated for its scalability,
based on various design constraints in Section IV. Conclusions
and future work may be found in Section V.
II. SPATIAL POOLER MODEL
HTM SP is a three-phase biomimetic unsupervised cluster-
ing algorithm that seeks to create a mapping from an encoded
input to an SDR. In order, it consists of overlap, inhibition,
and learning phases. These operations are computed by indi-
vidual nodes, or columns, within a two-dimensional column
space (Fig. 1). Each aspect of the spatial pooling process is
progressively discussed, starting with a simple description of
overlap, eventually arriving at the full embodiment of SP with
a learning rule. Limitations of the model are discussed to
identify where NVHTM diverges from CLA.
A. Phase I: Overlap
HTM columns are nodes in the two-dimensional column
space that contain a proximal segment: synaptic state datas-
tructure. Overlap describes the degree of correspondence be-
tween a given proximal segment and the current feedforward
stimulus: the input region. This operation is a dot product
between the proximal segment and the input region. Columnar
proximal segments may be represented as a vector of real-
valued permanences, bounded between zero and unity, inclu-
sive. Once the permanence magnitude is above a threshold,
Pth, a potential synapse is promoted to the connected state.
Synaptic connectivity is determined by the condition (1); ~ci
represents the proximal segment vector for the ith column
and ~Ci is the binary vector of columnar synapse state: a value
of 1 is indicative of a connection.
~Ci = ~ci ≥ Pth (1)
There is a one-to-one mapping between elements within
the column vector and the input region. Given that proximal
segments may be represented as length-K vectors, the entire
column space may be envisioned as a K × N matrix, C,
in which the ith column vector corresponds to the proximal
segment of the ith HTM column. Each of the N columns are
capable of being connected to a maximum of K synapses.
α′i = ~Ci · ~Xt (2)
~α′ = CT · ~Xt (3)
Overlap for the ith column, the dot product of its proximal
segment state vector and the binary input vector, is modeled
by (2). The entire network may be evaluated in parallel by
computing a dot product between the transpose of C and the
current input state vector, ~Xt, as shown in (3); α′i and ~α′ are
overlap for the ith column and the entire network, respectively.
This relationship is extended to account for the boost factor
in addition to minimum overlap, yielding
αi =
{
α′iβi,&α
′
i ≥ Ath
0,&otherwise
(4)
3where αi is the overlap value for the ith column after boost-
ing and minimum overlap thresholding; Ath is the minimum
overlap threshold; and βi is the boosting factor. In [6], boost
factor is restricted to values greater than or equal to unity.
B. Phase II: Inhibition
A competitive learning process, referred to as inhibition, is
leveraged to select candidate columns to enter the active state–
thus contributing to the output SDR. Columns are inhibited by
neighbors within their inhibition radius and are pruned if their
overlap is below that of the Kth largest within their radius,
which is defined with respect to column-space coordinates
(Fig. 1). Inhibition is classified into two forms, namely global
and local; the latter of which being significantly more complex
to compute.
Inhibition applies a k-select operation and pruning step
to remove all columns within a set and an overlap value
below that of the selected column. This may be modeled by
sorting all columns, j, within the inhibition radius of another
column, i; hereto referred to as Λij . Pruning is modeled in
(5) by removing columns below a specified index from the
aforementioned set, which now becomes the SP output SDR.
Ai = αi ≥ ϑ[i, dth] (5)
ϑ[i, dth] = Λ
i
j [min(dth, length(Λ
i
j))] (6)
where Ai is the binary inhibited columnar activation; dth is
the desired local activity; ϑ is a bounded indexing function–
used to index into Λij , subject to dth; ϑ[i, dth] calculates the
minimum local activity for the ith column; the min function
is used to restrict the range of ϑ to indexes within Λij .
Global inhibition is a special case of the more generalized
local model. Given that the inhibition radius of each column
is a known constant, computational complexity may be sim-
plified. The global case is configuration in which the “local”
inhibition radii of all columns are large enough to encapsulate
the entire column space: a known fixed quantity. Consequently,
the equation governing both global and local cases are, in prin-
ciple, the same. Implementations of SP in the literature utilize
global over local inhibition, yielding comparable results [7].
Furthermore, the global case is more practical for hardware
implementation, requiring fewer parameters to be tracked, such
as inhibition radii, implicitly removing the requirement for
updating these parameters dynamically.
C. Phase III: Learning
1) Active Segment Update: The third, and final, phase of
spatial pooling is to train the proximal segment state matrix.
SP learning is influenced by network state (due to prior
training and observed patterns) in addition to the current
feedforward input vector. The current input is dictated by
~C∗i [j] =
{
~Ci[j] + λ ~Xt[j]− Pdec,&Ai = 1
~Ci[j],&otherwise
(7)
where ~C∗i [j] is the new value for the j
th permanence within
the ith proximal segment state vector; bounded between 0 and
1, inclusive; λ is the sum of Pinc and Pdec–the permanence
increment and decrement, respectively. Synaptic state is only
updated for active columns and is based upon the binary
input region vector. If the bit was active, the permanence is
incremented, otherwise it is decremented.
2) Duty Cycle Update: Following active segment update,
duty cycle parameters are updated to enforce fairness between
columns. Duty cycle is used as a measure of the extent to
which a column participates in representing the encoded input
region; it is modeled by an active duty cycle, DA, and overlap
duty cycle , DO. DA is a measure of how frequently a column
wins in the inhibition phase; DO is a measure of the average
pre-inhibited overlap for the column in question. Active duty
cycle is updated such that
D∗A[i] =
DA[i](τD − 1) +Ai
τD
(8)
where D∗A[i] is the next value for the active duty cycle, DA,
of the ith column; τD is the period over which the duty cycle
is evaluated and consequently averaged, and Ai is the current
active state for the column. A similar process is repeated for
the overlap duty cycle in (9).
D∗O[i] =
DO[i](τD − 1) + αi
τD
(9)
D∗O[i] is the next value for the overlap duty cycle, DO. αi
is the new post-inhibition overlap resulting from the current
feedforward input. Although active and overlap duty cycles
were implemented having the same period. This is not an
inherent limitation of CLA.
3) Weak Column Boosting: Weak column boosting, de-
scribed by (10), seeks to increase the number of synapses
that are in the connected state for potentially starved columns.
The permanence values of a column, ~Ci are increased by
10% of the permanence threshold [6]. Other such magic
numbers were used in the white paper, but further work should
seek to optimize the HTM to ascertain optimal parameters
using parametric optimization techniques such as simulated
annealing.
~C∗i [j] =
{
~Ci[j] + Pth/10, DO[i] < D˜O[i], ~Ci[j] > 0
~Ci[j], otherwise
(10)
where D˜O is the minimum overlap duty cycle. If the duty
cycle of the column in question is below D˜O and the synapse
has not already desaturated to a value of 0 (pruned), the
permanence values are incremented.
4) Boost Factor Update: The overall goal of boosting is to
reduce column starvation, promoting an increase in the number
of columns contributing to the process of creating a model of
the input data. This aspect of the learning algorithm is modeled
as
β∗i =
{
1−βmax
D˜A
DA[i] + βmax, DA[i] < D˜A
βi, otherwise
(11)
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Fig. 2. High-level NVHTM architecture concept. An SSD with a flash file
system for address translation. Host interface to manage interoperability with
the PCIe interface standard. NVHTM augments the typical SSD structure by
incorporating the accelerator into existing data path buses.
where β∗i is the next boost factor value, βi, for the i
th
column; D˜A is the minimum activity duty cycle threshold,
and βmax is the maximum boost factor. The system in (11) is
a piece-wise linear function, where DA[i] is the only quantity
that varies between iterations. Within the original CLA algo-
rithmic formulation, D˜A is also specified as a variable quantity.
However, as a hardware simplification, this parameter is ex-
pected to be extracted from a more complete software model
before implementing the model on the hardware platform.
III. PROPOSED NVHTM ARCHITECTURE
The NVHTM architecture, implemented in VHDL and
depicted in Fig. 2, was used to extract area, power, and
latency estimates. Operations defined by the mathematical
formulation were modeled in hardware as a parallel, pipelined
SPU, targeting solid-state drive (SSD) storage devices. Our
proposal is that HTM SP logic may be added to the read/write
data path, to enable improved parallelism and greater potential
for model scalability. Pages of data, containing proximal
segment state, are stored within NAND flash target devices
through flash channel interfaces. An in-system flash file system
(FFS) manages scheduling read and write operations; the host
interface exists to translate data from a host CPU to a series of
flash commands. Within the hardware model only the NVHTM
data path is presented.
Spatial pooling in NVHTM is modeled by augmenting
the data path with an overlap pipeline OVPipe, inhibition
engine Inheng, and learning subsystem (WBPipe and WBC-
ntl). NVHTM auxiliary functions include the channel ar-
biter (Charb), content-addressable memory arbiter (Camharb),
write-back content addressable memory (WBCam), and CAM
hit detector (Camhit); WBCntl is comprised of Camharb,
WBCam, and Camhit. NVHTM microarchitecture, depicted in
Fig. 3, operates in the following manner:
1) The SSD controller initiates operation by issuing a read
command to the flash channel.
2) The overlap pipeline (OVPipe) is enabled along with
the other functional pipes in the read path. Provides a
pointer to the input region vector and configuration data
Charb Inheng
SSD Controller
OVPipe0
WBPipe0
DRAM	Segmentcache Camharb
OVPipeN-1
WBPipeN-1
1
.
.
.
WBCam Camhit
.
.
.
...
...
Ch0
ChN-1
2 3 4
5
7
6
9
8
Flash	In
terface
Packet	Formatter
Fig. 3. Microarchitecture for NVHTM SP. Number labels have been applied
to indicate the flow of data through SP with learning enabled. Grayed out
components indicate that these were not implemented in the NVHTM design
but are described to establish context.
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Fig. 4. Overlap pipeline for NVHTM architecture. Configuration data is
stored in each of the registers: Pth is the permanence threshold; Ci[k] is
the permanence for the kth proximal synapse of the ith column; Ath is the
overlap threshold; βi is the boost constant; k is a pointer used to index into
the input vector; p is the length of Xt; pk is the pointer used to index Xt;
C is the channel width; CIDX is the number of bits used to encode the
column index; psv0 is a pipeline stage enable signal; dgnt and dreq are the
arbitration signals; and dval marks the first valid data on the pipeline. Output
of the overlap pipeline is written to a DRAM table and to the inhibition engine.
The in-DRAM overlap table is used within the learning phase to update the
duty cycle and boost parameters.
broadcast by the host. Data then arrives from the flash
interface one beat at a time.
3) Overlap values are selected by the channel arbiter
(Charb) for boosting and inhibition.
4) After the single columnar overlap and segment state
information traverse the pipeline to this point, the in-
hibition engine (Inheng) uses an insertion sort operation
to determine the subset of columns that will enter the
active state.
5) In the case when learning is enabled, the controller is-
sues column indexes to the content addressable memory
arbiter (Camharb).
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Fig. 5. The channel arbiter (Charb) manages transmitting overlap values from
multiple overlap engines to the downstream inhibition engine. Furthermore,
the overlap values accumulated in OVPipe are boosted at this phase prior to
being distributed to the inhibition engine. The selection of proximal segment
data results in the associated channel receiving a data grant acknowledgment,
dgnt.
6) Camharb then arbitrates between channels to select a
column index to be sent downstream.
7) The write-back content addressable memory (WBCam)
is used to determine which columns are candidates for
learning by comparing the issued column index against
valid indexes acquired in the inhibition phase.
8) Hits in the CAM are detected (Camhit) and used to
control the write-back ALU (WBPipe). Timeout signals
are forwarded back to the SSD controller to indicate a
CAM miss.
9) WBPipe uses input from Camhit to control how the
proximal segment, which is cached in the segment
cache, will be written back to memory through the flash
interface. State information within the inhibition engine
is used to select operands for the ALU within WBPipe,
which updates each segment one synapse at a time.
After the NVHTM architecture has been configured by the
host processor, the SPU waits for an input stimulus, Xt, to be
broadcast to the SSD. The host processor transmits a packet
containing the input vector. Upon reception of the input vector,
the FFS generates commands that signal the NAND interface
to supply pages of data corresponding to stored proximal
segments. Each beat of data on the interface corresponds
to synaptic permanences and other SP column states. The
codewords of data sourced from the NAND, after low-density
parity-check (LDPC decode), are supplied to OVPipe one beat
of data at a time.
The overlap pipeline, depicted in Fig. 4, is an accumulator
that operates synchronous to the flash interface clock. Once
the first beat of data arrives at the overlap engine from the
LDPC, all subsequent beats of data will become available in
D0 C
data_in
D1 C
M0 M1
C DN C
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C
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Fig. 6. The inhibition engine for the NVHTM architecture. Control signals
are generated by the swap state registers in conjunction with data valid bits
and the results of comparison operations. The inhibition engine state is cleared
upon the arrival of a new input vector, Xt. Note that the column index data
path is abbreviated for clarity–it follows a similar path to that of the overlap
overlap swap logic, Di.
the immediately following cycles. Furthermore, because data
being read has a predictable structure, a drastically simplified
overlap engine was designed. Additional simplification is ob-
tained by exploiting the simplicity of mathematical constructs
used by the algorithm.
Latency on the order of tens of cycles are added to the data
path due to the vector processor. To put this into perspective,
the number of cycles required for the read and write operations
are on the order of hundreds to thousands of cycles. Taking
into account the interface limitations, additional pipeline com-
plexity is likely to have a negligible impact on performance.
As design complexity scales, resulting in larger page sizes,
more channels, and higher data rates, this simple model will
continue to be feasible and effective. This is because the
pipeline has few opportunities for significant critical path
limitations: (1) the data interface is only 8-bits to 16-bits wide
in most flash implementations, leading to lower computation
delays than common 32-bit and 64-bit hardware; (2) there are
a small number of inputs to each logical component; and (3)
operating at the memory interface frequency provides a large
upper bound on allotted cycle time.
As a new Xt input vector arrives from the host, a pointer, j,
is reset to reference the first bit of the vector. The multiplexer
is utilized to select the respective bit within the vector. This
first portion of the overlap engine (separated by a dashed
line) computes the pre-boosted overlap for the column using
an accumulator. Input data arriving from the host is one-to-
one matched with the number of potential candidate synapses.
Each synaptic value arriving from the flash interface is thresh-
olded using a comparator. An AND gate determines that
an active-connected synapse was found. In the event that a
proximal synapse is both active and connected, the overlap
value is incremented. The internal state of the accumulator
is reset whenever a new input vector arrives. This complete
process takes an amount of time proportional to the page size
divided by the channel width–it spans the time required for
the read operation plus the overlap pipeline latency.
Following data accumulation in OVPipe, the channel arbiter,
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Fig. 7. The content-addressable memory channel arbiter (Camharb) operates
similarly to the Charb, but does not implement back-pressure because the
downstream logic cannot be overrun as with the inhibition engine.
shown in Fig. 5, is notified that valid data is ready for boosting
and inhibition. Only overlap values that have overcome the
minimum-overlap constraint issue a valid data request to the
downstream logic. A full handshake is computed using a
request-grant interface. The purpose of this arbitration is to
ensure that only one overlap value is sent downstream and
that the other channels are stalled until the inhibition engine
is able to service each request in order.
Inhibition for SP is modeled as an insertion sort in which
values within the sorted list below a predefined index are
discarded. To accomplish this, a pipeline capable of sorting
elements in linear time was created. Inheng, depicted in Fig.
6, is represented as a multi-directional shifting queue. Overlap
values generated from the activation due to the feedforward
input are transferred to the inhibition engine after being se-
lected by the channel arbiter. As the overlap pipeline operates
on the page data, the inhibition engine attempts to place, and
subsequently sort it within the queue structure. Considering the
fact that overlap requires hundreds of cycles to compute, the
inhibition engine is allotted a large window of time to complete
each sort operation. This lead to the design decision to make
the sort engine linear, minimizing hardware complexity, whilst
still adhering to timing constraints.
This design assumes that the large number of cycles required
to compute the overlap eliminates any possibility of overrun-
ning the channel arbiter and in-turn, the inhibition engine.
Inheng applies back-pressure to Charb, stalling it until the
prior sort operation has completed. Back pressure acts in a
flexible way such that the complete pipe need not be stalled
by downstream blockage. Pressure is funneled back upstream
stage-by-stage, allowing gaps in the pipe to be filled where
cidxi-1
dvi-1
chidi-1
=inhidxi invi
dvi
cidxi-1
camhiti
chidi
CAM	Compare	Unit
L
CIDX CIDX
CIDX
L
Fig. 8. The fundamental unit that is chained together to form the WBCam.
Column index (cidxi−1), data valid (dvi−1), and channel id (chidi−1) from
prior stages in the WBCam logic are fed into the current stage of the pipeline.
Column indexes found in the inhibition queue (inhidxi) are applied to the
pipeline and are qualified by valid signals (invi) to support partially filled
inhibition queues.
possible. For example, if Inheng is applying back-pressure and
the output of arbitration is invalid, valid data may still move
forward in the pipe.
Data being shifted around in the inhibition queue is C +
CIDX bits wide; where C is the flash interface width and
CIDX is the number of bits required to encode the column
index. The linear sort implemented by the inhibition engine
is composed of multiple complementary swap operations gov-
erned by sequential control logic. Each swap operation is con-
trolled using a two-bit signal, Mi, generated by a swap state
register in conjunction with additional combinational control
logic. The most significant bit of the swap indicates direction,
while the other bit is utilized as a functional enable. Data
elements within the queue are swapped using a multiplexer.
Valid bit, column index, and overlap values are moved
through the pipeline, controlled by the comparison of overlap
data. As new data is loaded, swap requests propagate through
the queue until a valid swap operation is no longer possible.
The swap logic checks for validity between the two elements
and compares their magnitude, taking into account queue
fullness. Inheng is deactivated after completing the swap
operation as it waits for new overlap data to become available.
The control signals are specified to allow all registers to
shift in the same direction when new data is loaded, and to
subsequently sort that data. After all HTM columns have been
processed by Inheng, the column indexes corresponding to the
overlap values stored within the queue are used to generate an
SP output packet due for transmission to the host processor.
Column indexes generated by the inhibition phase are also
used in the learning phase to influence proximal segment
update.
Read data for SP flows from OVPipe, to the Charb, finally
7ending in Inheng, which supplies output to a packet formatter
that emits through the host interface. Learning follows a
slightly different data flow and must immediately follow the
completion of inhibition for all columns. Indexes for all
columns in Inheng are fed into the WBCam for use in the
learning phase. Proximal segment update is initiated by the
SSD controller, which must schedule reads for all columns
in the network and also issue corresponding notifications to
the content-addressable memory arbiter (Camharb), shown in
Fig. 7. The SSD controller is notified of hits and misses in the
CAM by Camhit.
WBCam is comprised of chained compare units, depicted in
Fig. 8. For each stage other than the first, if a hit is detected,
the data is invalidated in the next stage in the pipeline to
avoid another subsequent comparison. This feature is requisite
to avoid invalid detection of timeouts in the pipeline. For all
compare components other than the first (i > 0), the data valid
output is defined by (12).
dvi = dvi−1 ∧ inhvi−1 ∧ (cidxi−1 = inhidxi−1) (12)
Proximal segment data is read from the memory, and subse-
quently cached in the lower latency DRAM. Upon completion
of the read operation, the data is written from the segment
cache in DRAM back to the SSD NAND array through
WBPipe. Operands for the write-back operation are selected
based upon whether a hit was detected in WBCam, and upon
the overlap duty cycle. Proximal segment state information is
updated in the WBPipe as well. In this scheme, the memory
can queue up several reads to occur in order, followed by
segment updates.
Hits in the CAM are associated with their originating
channel via the Camhit component, which utilizes a series
of equality comparators to aggregate hits corresponding to a
channel of interest. This scheme also follows the assumption
that each channel will only issue a single column index into
WBCam at a time to remove the possibility for ambiguity with
respect to detected hits. An additional comparison is made
with the final phase of the WBCam and this index is assigned
to the timeout operation logic. Column indexes are indicated as
having timed out if they have been compared against all data in
the inhibition engine without having matched any other data.
A hit detector unit for a single channel is depicted in Fig. 9.
In an SSD with N channels, this logic is repeated N times.
Using the results of CAM hits and misses, the SSD con-
troller modifies the input operands to the WBPipe ALU. A hit
in the CAM indicates that the column was active and therefore
a valid candidate for learning. All segments are still re-read
and written back to memory in the event that an update is
pending for the column. Segments may be updated due to
being in the active state following feedforward input or as
a result duty cycle updates. In the case of an active duty
cycle, the whole segment need not be updated, only the active
duty cycle and boost factor. Columnar activity and overlap
duty cycle result in an update being made to the entire set of
synapses on the segment. Duty cycle parameters cached in the
DRAM as proximal segments are first read from memory by
the OVPipe to control the scheduling of segment updates.
.
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Fig. 9. The Camhit component is comprised of comparators used to
determine whether the ID for the ith channel, chidi, has been matched in
the CAM. It returns a notification to the SSD controller indicating the event.
Valid signals, cv0..D , are used to qualify each comparison. A timeout signal,
chtimeouti, may also be asserted indicating that a compare operation timed
out, resulting in a CAM miss.
State information regarding the proximal segment is up-
dated by the write-back data pipeline shown in Fig. 10. This
pipeline is capable of updating segment duty cycle and boost
parameters in addition to the synaptic permanences on the
segment itself. Flash interface data is redirected to the pipeline
associated with control information provided by the SSD
controller. With this topology, data can be streamed in and out
of the update pipe at the flash interface speed to reconstruct
the original proximal segment page, given the correct control
sequence. Output from WBPipe may be sourced from the
duty cycle pipeline, the old boost factor value register, or the
proximal segment update data path.
Configuration inputs, labeled y1..9, each correspond to var-
ious pre-calculated constants necessary to compute updates
in the learning phase. Each constant is defined in (13). The
segment update formulas were modified to be more amenable
to the NVHTM design concept, meaning that variable pa-
rameters were separated out and divisions were represented
as pre-calculated constants instead of in the hardware. This
modification made it possible to eliminate the need for di-
viders and also reduced the number of multipliers to one
per write-back pipeline. Although, this could be improved
further by using an out-of-order execution core, capable of
issuing commands from a fixed number of agents to a fixed
set of resources. Wavefront allocators have been employed
in the literature to provide effective resource management in
hardware architectures.
y1 = (τD − 1)/τD (13a)
y2 = 1/τD (13b)
y3 = (1/D˜A)(1− βmax) (13c)
y4 = βmax (13d)
y5 = Pth/10 (13e)
y6 = Pinc (13f)
y7 = Pdec (13g)
y8 = Pinc + Pth/10 (13h)
y9 = Pdec + Pth/10 (13i)
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Fig. 11. Classification results for the SP math model, with varying network sizes, K. Network performance attained near optimality after the first epoch,
with nominal improvement through subsequent iterations.
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Fig. 10. High-level view for the write-back pipeline, WBPipe. This structure
enables data from the flash interface to be steered toward either the duty cycle
or proximal segment update pipe. Furthermore, an additional staging register
is added to forward the original boost factor during its update phase to allow
for the new boost value to be rejected in the event that an active duty cycle
is above threshold. Sequencing is controlled by the SSD controller, allowing
data to be sourced from either of the aforementioned pipes.
IV. RESULTS
A. Classification
Results for SP were obtained by simulating the mathemat-
ical model using a single thread process on a fixed platform.
Execution time required to simulate five epochs across five
unique, randomly initialized networks grew from approxi-
mately two hours (K = 49) to about a week (K = 784);
this time included training, test, and data collection times
for the spatial pooling algorithm. The Matlab model was
not optimized for speed, instead, is a demonstration of the
functional fidelity of the model.
Classification performance, shown in Fig. 11, was found
to reach near optimality after the first epoch, following the
law of diminishing returns for subsequent epochs. Accuracies
of 99.17% for training and 91.98% testing were observed
for K = 784. The impact of training for additional epochs
appeared to play a more significant role in networks with
fewer columns. This suggests that an SP-SVM (support vector
machine) configuration may be trained with a single SP
training epoch for larger network sizes, while still achieving
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Fig. 12. Maximum number of synapses possible for HTM network, as a func-
tion of segment size, assuming a fixed memory size (Memsz = 240GB),
and fixed page size (Psz = 32kB); channel width assumed to be 16-bits;
column index width, CIDX is assumed to be 24 bits–the number of cells
that may be accessed is on the order of millions.
comparable performance. There also seems to be an upper
limit on the benefits of network scaling; the improvement
from 392 to 784 columns was significantly smaller than that
observed between 49 and 98 columns.
B. Network Model Scalability
NVHTM has the potential to represent large scale networks
constrained by the memory size and network configuration.
Taking model configurations into consideration, a function was
derived to ascertain the potential network size. Total memory
and page sizes were used as key parameters. The number of
distal segments was considered to demonstrate how this model
could be expanded for TM computation support. Maximum
network size is limited to the number of pages, because each
page represents a single proximal or distal segment. The
number of pages within the memory can be simply defined
as
9Npages =
Memsz
Pagesz
(14)
where Memsz is the size of user memory space in bytes and
Pagesz is the size of pages in bytes. Each column has a set of
distal segments associated with it, all of which are connected to
cells within the respective column. Furthermore, columns are
assumed to only have one proximal segment assigned to them.
This is used to determine the number of proximal segments
as a function of memory size using the relationship
Nprox =
Npages
1 +Ndist
(15)
where Nprox is the number of proximal segments; and Ndist
are the number of distal segments per column: equivalent to the
cells per column multiplied by the number of distal segments
per cell. Each column is assumed to have a single proximal
segment.
Using these equations, the quantity of synapses may also be
defined by noting that each proximal segment page has a fixed
number of synapses three words less than the page size:the first
three words of data contain the overlap and active duty cycles,
in addition to the boost factor. Distal segments, assumed to be
represented in a sparse format, may only represent a number
of synapses less than half the page size (in words), because
synapse values are stored in index-value pairs [18]. This is
defined using the following system
Nsyn = Nprox
Psz − 3C
C
+NproxNdist
Psz − C
C + Cidx
(16)
where Nsyn is the number of synapses within the model;
Psz is page size in bytes (flash interface width); C is the
number of bytes required to represent a synaptic permanence,
assumed to be the flash data interface width (8bits/16bits);
Cidx is the number of bytes required to represent the cell
index for the sparse distal segments. A sample plot of (16) is
shown in Fig. 12.
C. Power, Area & Latency
Hierarchical synthesis was explored for WBPipe and WBC-
ntl to make synthesizing these larger designs more feasi-
ble. Furthermore, instantiated components were compacted to
reduce area and an iterative workflow was used to ensure
that DRC and LVS requirements were met. More aggressive
routing strategies such as wrong-direction routing, ripping and
congestion analysis, were required to ensure that all of the
overflows between nets would be properly routed. Further-
more, some primary I/O pins had to be manually moved to
ensure routability. WBCntl: composed of Camharb, WBCam,
and Camhit: was created to explore block-based hierarchical
synthesis. The power results for each of these components
were obtained by extracting the parasitic netlist of WBCntl.
Area footprints were generated by Mentor Graphics Pyxis
IC design suite as summarized in Fig. 13. The dimensions
of each component are provided, with a total footprint of
30.538mm2. However, the estimated area required for an
actual implementation must take into account the number of
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Fig. 13. Area (top) and dimensions(bottom) for each of the synthesized
RTL components. The read and write pipe logic are expected to consume the
greatest amount of area, because they are duplicated per channel, resulting in
an 8x-20x increase in area for these components.
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Fig. 14. Average power consumed for each of the synthesized RTL
components.
times that each component is expected to be instanced in an
actual SSD NVHTM. Estimated area is defined as
ANVHTM = Nch(x0 + x1) + x2 + x3 + x4 + x5 + x6 (17)
where Nch is the number of channels, x0 and x1 are the
areas for OVPipe and WBPipe, respectively; the other xi
terms correspond to each of the other components. Under this
assumption, the area becomes 104.26mm2.
A parasitic extraction netlist was derived from the layout
and evaluated using the Eldo analog simulator. Hardware
created at this phase was found to consume power on the
order of a few milliwatts, as depicted in Fig. 14. Components
consuming the most power did so due to having a larger num-
ber of memory elements switching state at each clock cycle.
Average power consumed per component was 5.171mW–the
estimate for an 8-channel SP model is 64.394mW .
V. CONCLUSION & FUTURE WORK
As our understanding of the underlying mechanisms that
drive intelligence continues to expand, applications that lever-
age this body of knowledge will increase. It is likely that
10
machine intelligence, applied to enterprise-scale big data anal-
ysis of unstructured data, will serve as catalyst for future
innovations. Advances in algorithms will, in turn, lead to the
creation of new architectures. Storage processors present a
promising opportunity for product differentiation in this space.
Companies may provide robust virtual platforms capable of
handling pattern recognition workloads at scale with low cost.
Through this exploration, a conceptual design and analysis
have been presented for an NVHTM spatial pooler. The impact
of augmenting a storage unit with processing capabilities
degrades the upfront latency for reading data, consumes addi-
tional area resources, and may potentially limit the usefulness
of this storage unit for other applications. Despite this, there
are several benefits to taking the SPU approach:
1) Parallelism can be more thoroughly exploited than if the
algorithm were implemented by a multi-core processor
2) Vital resources within the host are conserved, allowing
the storage unit to act as an accelerator at scale
3) A key challenge for storage elements is I/O availability:
an SPU does not require any additional I/O
4) Memory-mapped configuration facilitates the design of a
microarchitecture that is simple to implement, configure,
and extend
5) An in-path SPU may be sold as locked IP that may be
dropped into other SoC environments
6) Significant power savings are obtained over in-host
processing, which operates at an order of magnitude
higher frequency
7) Scalability of the design is significantly improved over
external accelerator designs, which are bottlenecked by
memory bandwidth limitations
8) This design can be scaled to other emerging memory
devices that offer similar competitiveness as flash, such
as memristors or PCM.
A clear explanation of the model utilized to implement the
HTM spatial pooler has been presented, providing insight into
NVHTM design limitations and benefits. SP, originally devel-
oped with high-level programming in mind features significant
branching behavior and unclear parameter limits. Despite these
challenges, a simplified hardware model has been presented
along with an accompanying system model. Power, area, and
latency estimates were extracted from each phase of the design
process to acquire a baseline for feasibility analysis. NVHTM,
paired with SVM for classification, present results comparable
to those found within the literature for HTM MNIST (91.98%).
In conclusion, the large delays characteristic of SSDs (when
compared to main memory or cache) mean that the latency
added by the NVHTM pipeline is orders of magnitude less
than the baseline latency for a standard SSD. This supports the
case for employing storage processor units in hardware, as has
been discussed in the literature. However, the specialization
required by the hardware limits the potential for deploying this
to large scale markets. Implementing the SPU functionality on
a reconfigurable platform integrated into the SSD would be an
attractive option, because it has the potential to improve design
scalability. This framework can be extended to the temporal
memory of the HTM, which is designed to model the inter-
pattern association across various time steps. However the
challenge to modeling it is the unbounded segment growth. To
manage this specialized techniques such as dynamic pruning
and time multiplexing have to be employed.
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